

# ControlNet™ TRANSCEIVER

#### **FEATURES**

- Compatible With the ControlNet Standard
- I/O Operates From 2.5-V to 5-V Supply
- Receiver thresholds within -120mV to 120mV
- Receiver hysteresis >50mV
- Low Power Standby Mode
- Thermal Shutdown Protection
- Power-Up/Down Glitch-free Bus Inputs and Outputs
- Short-Circuit Protection on Outputs
- RoHS Compliant
- ControlNet Vendor ID 806

#### DESCRIPTION

The SN65HVD61 is designed to meet the requirements for the driver and receiver circuitry of the ControlNet coaxial-based physical layer.

These devices are single-channel circuits with one transceiver for single node operation or distributed stand-alone applications.

The pull-or-pull transmitter circuit is designed to sink current from a center-tapped transformer, providing galvanic isolation from the shared bus.

These devices incorporate a differential receiver (RX) with the 120 mV sensitivity needed by ControlNet industrial applications.


A secondary receiver (CD) detects the presence of a valid positive differential signal.


The third signal receiver function (SIG) provides a scaled analog output which is proportional to the differential voltage between XF1 and XF3. This output can be used for diagnostic purposes.

#### **APPLICATIONS**

- Industrial Networks
- Programmable Controllers
- Industrial Drives

#### **FUNCTIONAL DIAGRAM**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ControlNet is a trademark of ControlNet International, Ltd.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION

PART NUMBER	PACKAGE <sup>(1)</sup>	MARKED AS	
SNGEHV/DG1	D	CELIV/DC4	
SN65HVD61	DR <sup>(2)</sup>	65HVD61	

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- R suffix indicates tape and reel

### ABSOLUTE MAXIMUM RATINGS(1)

				VALUE	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)(3)</sup>			- 0.3 to 6	V
$V_{DD}$	Supply voltage <sup>(4)</sup>	Supply voltage <sup>(4)</sup>			
	Logic input voltage range (TX, TX	-0.5 to 6	V		
	Bus terminal voltage range (XF1,	-22 to +22	V		
	Logic input current, (TX, TXBAR,	-20 to 20	mA		
	Bus terminal current (XF1, XF3)	Internally limited			
	Receiver output current (RX, CD)			±15	mA
		Human Body Model (4)	Bus pins (XF1, XF3)	16	kV
	Clastrootatia diasharas	numan body woder	All other pins	4	kV
	Electrostatic discharge	Charged Device Model (5)	All pino	1500	V
		Machine Model (6)	All pins	200	V
T <sub>J</sub>	Junction temperature (see (7) below regarding thermal shutdown)			170	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- DGND and CGND should be connected to a common ground plane external to the device. All voltage values, except differential I/O bus voltages, are with respect to the ground plane
- $V_{CC}$  and  $V_{DD}$  lower limits are DC conditions, see application information regarding start-up transients. Tested in accordance JEDEC Standard 22, Test Method A114-A.
- Tested in accordance JEDEC Standard 22, Test Method C101.
- Tested in accordance JEDEC Standard 22, Test Method A115-A.
- If the internal junction temperature exceeds 170°C, a thermal shutdown function will disable the transmitter.

#### **DISSIPATION RATINGS**

CIRCUIT BOARD MODEL <sup>(1)</sup>	T <sub>A</sub> ≤ 25°C	DERATING FACTOR (2) ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 65°C	T <sub>A</sub> = 100°C
Low-K	625 mW	5 mW/°C	425 mW	250 mW
High-K	1180 mW	9.5 mW/°C	800 mW	475 mW

<sup>(1)</sup> Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages. For additional information about JEDEC thermal models, see Texas Instruments Application Note Thermal Characteristics of Logic and Linear Packages using JEDEC PCB Designs (SZZA017).

(2) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{CC}$	Analog supply voltage <sup>(1)</sup>		4.75	5	5.25	V
$V_{DD}$	Input/Output supply voltage <sup>(2)</sup>		2.375		5.25	V
$V_{IH}$	High-level logic input voltage	TX, TXBAR, TXEN, CHEN	0.7×VDD		VDD	V
$V_{IL}$	Low-level logic input voltage	TA, TABAR, TAEN, CHEN	0		0.3×VDD	V
	Bus pin common-mode voltage	(VXF1 + VXF3 ) / 2	4.75		5.25	V
	Voltage at any bus terminal (XF1, XF3)		-10		15	V
	Transmitter peak output current (XF1, XF3)			130	150	mA
I <sub>OH</sub>	High-level logic output current	DV CD	-8			A
I <sub>OL</sub>	Low-level logic output current	RX, CD			8	mA
	Output current	SIG	-1		1	mA
$T_A$	Operating free-air temperature		-40		100	°C
$T_{J}$	Junction temperature				150	°C
	Signaling rate			10		Mbps
	Relative humidity (non-condensing)				95%	

 <sup>(1)</sup> A power-shutdown feature keeps the device disabled when the voltage at V<sub>CC</sub> is below 2.1 V.
(2) The I/O ring voltage for this device (V<sub>DD</sub>) should be the same as the power supply voltage for the controller with which it interfaces. In the case where the voltages are different, designers must consider the logic threshold compatibility between devices.



### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
BUS PINS	S (XF1, XF3)					
$V_{OL(TX)}$	Transmitter output low voltage	Connect to V <sub>CC</sub> through		0.9	1.2	V
$V_{OH(TX)}$	Transmitter output high voltage	37.5 $\Omega$ , ±1% resistor	V <sub>CC</sub> -0.05	$V_{CC}$		V
$V_{O(OFF)}$	Transmitter off noise level,  XF3-XF1	$\rm R_L$ = 37.5 $\Omega,$ 0 to 20 MHz BW, TX and TXBAR inputs idle, CHEN and TXEN inputs LO			5	mV
$V_{SW(PP)}$	Receiver-to-bus reflection, peak-to-peak	R1=R2=50 $\Omega$ , C1=C2=15pF, See Figure 3			200	mV
$V_{TH+}$	Positive-going differential input threshold voltage	4.75V < Vcm < 5.25		35	120	mV
$V_{TH-}$	Negative-going differential input threshold voltage	4.75V < Vcm < 5.25	-120	-35		mV
$V_{hys}$	Hysteresis voltage ( $V_{TH+}$ – $V_{TH-}$ )	4.75V < Vcm < 5.25, RX output	50	70		mV
$V_{CD}$	Carrier detect threshold voltage, (XF3-XF1)	4.75V < Vcm < 5.25	23	175	255	mV
I <sub>I</sub>	Bus terminal input leakage current	V <sub>I</sub> = 10V, TXEN at 0V, Other input at –10V to 10V			1.2	mA
	Due terminal input learnings current	V <sub>I</sub> = -10V, TXEN at 0V Other input at -10V to 10V	-1.7			
I <sub>I(off)</sub>	Bus terminal input leakage current	V <sub>CC</sub> < 2V, V <sub>I</sub> = -10V to 10V Other input at –10 V to 10 V	-1.7		1.2	mA
Ios	Short-circuit output current	0 < V <sub>0</sub> < V <sub>CC</sub>	-400		400	mA
R <sub>IN</sub>	Bus terminal input resistance	$V_1 = -10V$ to 10V, Other input at CGND, DC	12			kΩ
C <sub>IN</sub>	Differential input capacitance (XF1-to-XF3)	10 MHz AC test frequency, $1V_{PP}$ amplitude using HP4194A or equivalent impedance analyzer, $V_{CC} = 0V$		7	11	pF
LOGIC IN	PUTS (TX, TXBAR, TXEN,CHEN)					
l <sub>l</sub>	Logic input current	TX, TXBAR, TXEN, CHEN	-100		100	μΑ
$I_{I(off)}$	Logic input power-off current	V <sub>DD</sub> at 0 V, TX,TXBAR, TXEN, CHEN		-100	100	μΑ
LOGIC O	JTPUTS (RX, CD)					
V <sub>OH</sub>	Logic output voltage, high level	C <sub>L</sub> = 15 pF	0.8×V <sub>DD</sub>			V
VOH	Logic output voltage, night level	$I_O = -4 \text{ mA}, V_{DD} > 3V$	2.4			V
V	Logio output voltago, loveloval	C <sub>L</sub> = 15 pF			$0.2 \times V_{DD}$	V
V <sub>OL</sub>	Logic output voltage, low level	I <sub>O</sub> = 4 mA			0.4	V
l <sub>OZ</sub>	Logic output high-impedance-state current	RX, CD, 0 < V <sub>O</sub> < V <sub>DD</sub>	-20		20	μΑ
I <sub>O(off)</sub>	Logic output power-off current	V <sub>DD</sub> at 0 V, 0 < V <sub>O</sub> < 5.25V	-1		1	mA
SIGNAL S	STRENGTH PIN (SIG)					
V <sub>SIG(0)</sub>	SIG output voltage with zero differential input voltage	$R_L = 5 \text{ k}\Omega$	1.125	1.25	1.375	V
GAIN	SIG gain $\Delta V_{O}/\Delta V_{ID}$	V <sub>ID</sub> switching at 10 Mbps, 20 MHz bandwidth, See Figure 10	80	100	120	mV/V
POWER S	SUPPLY PINS (V <sub>CC</sub> , CGND, VDD, DGND)					
	Analog supply current (dynamic)	CHEN and TXEN at logic high, No load		36	65	
loc	Analog supply current, chip disabled	CHEN at logic low		1.8	3	mA
Icc	Analog supply current, Lowest power conditions					ША
	I/O supply current, I/O, dynamic	CHEN at logic high, no load			5	mA
I <sub>DD</sub>	I/O supply current, I/O, chip disabled	CHEN at logic low			10	μА

<sup>(1)</sup> All typical values are at 25°C and with a 5 V supply. For typical values with a 3.3V supply, refer to the TYPICAL CHARACTERISTICS curves.



### **SWITCHING CHARACTERISTICS**

over operating recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	MIN	TYP	MAX	UNIT	
TRANSI	MITTER					,	
t <sub>r</sub>	Output rise time (10%-to-90%) differential				20	30	
t <sub>f</sub>	Output fall time (90%-to-10%) differential				20	30	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level differential output	$R_L = 37.5 \ \Omega, \ C_L = 1$			22	50	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level differential output	TXEN at logic high,	, See Figure 1 <sup>(1)</sup>		24	50	110
t <sub>sk(p)</sub>	Pulse skew, differential (XF3-XF1)   t <sub>PLH</sub> - t <sub>PHL</sub>				2	5	
t <sub>OUT</sub> SKEW	Output delay skew, $t_{\text{pON}} - t_{\text{pOFF}}$ , single-ended outputs	$R_L = 37.5 \Omega$ , $C_L = 15 pF$ , CHEN and		0	7	12	ns
t <sub>ON</sub> -t <sub>OFF</sub>	Symmetry, turn-on-time-to-turn-off-time, 10%/90%, each single-ended output	TXEN at logic high,	, See Figure 2	0	9	12	115
$t_{\text{PZL}}$	Propagation delay time, disabled-to-low-level output		TXEN changing,			250	
$t_{PLZ}$	Propagation delay time, low-level-to-disabled-output	$R_L = 37.5 \Omega,$ $C_L = 15 pF, See$	CHEN at VDD			400	
t <sub>PZL</sub>	Propagation delay time, disabled-to-low-level output	Figure 4	CHEN changing,			400	ns
$t_{PLZ}$	Propagation delay time, low-level-to-disabled-output		TXEN at VDD			400	
SR	Output differential slew rate	See Figure 1				1	V/ns
	Transmit jitter, differential	10 Mbps Manchest	er-code		2.5		ns
RECEIV	ERS (RX and CD)				•		
t <sub>r</sub>	Output rise time (10%-to-90%)			1	2	20	
t <sub>f</sub>	Output fall time (90%-to-10%)	V 12.5V		1	2	20	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	$V_{ID} = \pm 2.5V$ , $R_L = 1 \text{ k}\Omega$ ,			25	35	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF,			25	35	ns
	Dulan akaw It A I	See Figure 5	RX		0.2	3.5	
t <sub>sk(p)</sub>	Pulse skew  t <sub>PLH</sub> - t <sub>PHL</sub>		CD			7	
t <sub>PZL</sub>	Propagation delay time,high-impedance-to-low-level output	$V_{ID}$ = -2.5V, $R_L$ = 1k $\Omega$ , $C_L$ = 15 pF, See Figure 6				1000	
t <sub>PLZ</sub>	Propagation delay time,low-level-to-high-impedance output					40	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	$V_{ID} = 2.5V, R_L = 1k$	$\Omega$ , $C_L = 15 pF$ ,			1000	
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high- impedance output	See Figure 7				40	ns
	Receive jitter	10 Mbps Manchest	er-code		0.5		

<sup>(1) 30</sup> ns maximum represents the worst-case allowable rise/fall time when connected to a transformer-coupler network.



### PARAMETER MEASUREMENT INFORMATION




Figure 1. Transmitter Differential Switching Characteristics




Figure 2. Transmitter Single-Ended Switching Characteristics



### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 3. Receiver-to-Bus Reflection Measurement




Figure 4. Transmitter Enable/Disable Test Circuits and Characteristics



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 5. Test Circuit and Signal Waveforms, Receiver and Carrier Detect




Figure 6. Test Circuit and Signal Waveforms, Receiver Enable and Disable With Low Bus Input



# PARAMETER MEASUREMENT INFORMATION (continued)




Figure 7. Test Circuit and Signal Waveforms, Receiver Enable and Disable With High Bus Input

### **FUNCTION TABLES**

		TRAN	SMITTER		
	INF	PUTS		OUT	PUTS
CHEN	TXEN	TX	TXBAR	XF1	XF3
L or OPEN	Х	Х	X	Z	Z
	L or OPEN	X	X	Z	Z
		L or OPEN	L or OPEN	Z	Z
Н	Н	L or OPEN	Н	Z	L
		Н	L or OPEN	L	Z
	H <sup>(1)</sup>	H <sup>(1)</sup>	H <sup>(1)</sup>	L(1)	L(1)


(1) This combination is not supported and should be avoided in ControlNet applications

RECEIVER							
	INPUTS						
CHEN	XF1, XF3	RX					
L or OPEN	X	Chip disabled	Z				
	$(V_{XF3} - V_{XF1}) < V_{TH-}$	Negative signal	L				
Н	$V_{TH-} < (V_{XF3} - V_{XF1}) < V_{TH+}$	No signal	?				
	$V_{TH+} < (V_{XF3} - V_{XF1})$	Positive signal	Н				

	CARRIER DETECT							
	INPUTS							
CHEN	CHEN XF1, XF3 CONDITION							
L or OPEN	X	Chip disabled	Z					
	$(V_{XF3} - V_{XF1}) < V_{CD}$	Carrier not detected	L					
	$V_{CD} < (V_{XF3} - V_{XF1})$	Carrier detected	Н					



#### **TYPICAL CHARACTERISTICS**






Figure 9.




Figure 10.



#### **APPLICATION INFORMATION**

#### THERMAL SHUTDOWN

In most cases, the device's internal junction temperature will not reach the thermal shutdown temperature if operated within the recommended operating conditions. However, during fault conditions, such as driver short-circuit, the junction temperature may reach the thermal shutdown limit. This also depends on the thermal characteristics of the device mounting, the circuit board, and environmental factors. After the device reaches the thermal shutdown temperature, the driver outputs will be disabled, and the device will cool down. If the short-circuit is still present when the drivers are re-enabled, this *thermal shutdown cycle* will repeat until the short-circuit fault is removed.

For long-term reliability, the package power dissipation must not exceed the values in the data sheet POWER DISSIPATION RATINGS for extended periods.

#### **POWER-UP TRANSIENTS**

The absolute maximum ratings for Vcc and Vdd specify the limits for these supplies. During initial power-on, these supply voltages may instantaneously drop below the given lower limit. Designers should consider that diodes in the circuitry will begin to turn on if the voltage becomes too negative, and that damage may occur if these diodes dissipate significant power internal to the device. The actual threshold for possible damage is a function of both undervoltage magnitude and undervoltage transient duration. Further, the allowable undervoltage transient conditions depend on factors such as device junction temperature and power supply source impedance.

#### THERMAL CHARACTERISTICS OF IC PACKAGES

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ) is defined as the difference in junction temperature to ambient temperature divided by the operating power.  $\theta_{JA}$  is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives average in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives best case in-use condition and consists of 2 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in  $\theta_{JA}$  can be measured between these two test cards

Junction-to-case thermal resistance  $(\theta_{JC})$  is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

Junction-to-board thermal resistance ( $\theta_{JB}$ ) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold–plate structure.  $\theta_{JB}$  is only defined for the high-k test card.



### **APPLICATION INFORMATION (continued)**

 $\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system.

	JEDEC High-K Model	JEDEC Low-K Model
$\theta_{JA}$	105.7°C/W	199.5°C/W
$\theta_{JB}$	52.3	52.3
$\theta_{\text{JC}}$	56.32°C/W	56.32°C/W




Figure 11. Thermal Resistance

Additional information about thermal metrics for integrated circuits is available in the Texas Instruments Application Note *IC Package Thermal Metrics* (SPRA953).

#### **ControlNet APPLICATION**

In a typical ControlNet application, several nodes will be connected to a common bus, as shown in Figure 12. At any time, only one node should actively drive the bus; all active nodes continually receive the bus state. The node which is actively driving the bus will sink current through either the XF1 or XF3 terminal, causing the voltage on the bus to be either differential high or differential low.




Figure 12. Typical ControlNet Application



#### SYSTEM-LEVEL EMC PROTECTION

The ControlNet network is intended to operate reliably in harsh industrial environments. At a system level, the network is tested according to several international electromagnetic compatibility (EMC) standards. The requirements are summarized in the Table 1 and Figure 13.

	•	
EMC STANDARD	DESCRIPTION OF TEST METHOD	LEVEL
IEC 61000-4-2	Electro Static Discharge (ESD) Immunity	6 kV Contact 8 kV Air-Gap
IEC 61000-4-3	Radiated Radio Frequency (RF) Immunity	10V/m at 80 MHz to 2.7GHz
IEC 61000-4-4	Fast Transients / Burst Immunity	1 kV
IEC 61000-4-5	Surge Immunity	1 kV
IEC 61000-4-6	Conducted Radio Frequency (RF) Immunity	10V at 150 kHz to 80 MHz 1kHz AM 80% modulation

**Table 1. EMC Standard Requirements** 




Figure 13. Simplified Test Set-Up for EMC Standards

#### **DRIVER FUNCTIONS**

The ControlNet standard requires the transmitter to generate a signal with nominal amplitude of 8.2Vpp into a 37.5  $\Omega$  load. This applies to the double-terminated coax bus as shown in Figure 12. Rise and fall times should not exceed 30 nsec, and the signal slew rate should not exceed 1 V/nsec. Transmit signal distortion (ringing, droop, overshoot) should not exceed 10% of the peak-to-peak amplitude.

#### **RECEIVER FUNCTIONS**

The function of the primary receiver (RX) and the carrier detect (CD) depends on the signals XF1 and XF3. The purpose of RX is to indicate the status of the two ControlNet bus lines, based on the signals XF1 and XF3. If the voltage at XF3 is greater than the voltage at XF1, then the bus state is positive, and RX should output a HIGH voltage. This corresponds to a Phy\_1 symbol. If the voltage at XF3 is less than the voltage at XF1, then the bus state is negative, and RX should output a LOW voltage. This corresponds to a Phy\_0 symbol. See Figure 14. Note that the allowable variation in  $V_{TH-}$ ,  $V_{TH+}$ , and  $V_{CD}$  is specified in the ELECTRICAL CHARACTERISTICS table.






Figure 14. RX and CD Functions

### **SIGNAL STRENGTH OUTPUT**

Vsig should be sampled at the beginning of a transmission in the preamble portion of the ControlNet Frame. This portion is the same for all nodes with the exception of the amplitude. Sampling Vsig in the preamble will provide the most consistent measurement. Further oversampling coupled with multiple frame sampling may provide further cable diagnostics such as identifying reflections due to cable breaks. By sampling multiple times in the preamble of a packet the distance to the break or short may be calculated.





.com 4-May-2007

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65HVD61D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD61DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD61DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD61DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### TAPE AND REEL INFORMATION





_		
	A0	Dimension designed to accommodate the component width
Γ	B0	Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD61DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1





#### \*All dimensions are nominal

I	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN65HVD61DR	SOIC	D	14	2500	346.0	346.0	33.0

# D (R-PDSO-G14)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated